

14:332:231
DIGITAL LOGIC DESIGN

Ivan Marsic, Rutgers University
Electrical & Computer Engineering
Fall 2013

Lecture #6: Combinational Circuit Synthesis I

Combinational Circuit Synthesis

- Recall:
 - **Combinational circuit analysis**: we are given a logic diagram and need to find its formal description (truth table, logic expression)
- **Combinational circuit synthesis**: we are given a formal description (truth table, logic expression) and need to find its logic diagram
 - (Reverse from analysis)
 - A circuit **realizes** (“makes real”) an expression if its output function equals the expression, and the circuit is called a **realization** of the function

Some Definitions (from Lecture #4)

- **Literal:** a variable or its complement
 - X, X', FRED', CS_L
- **Expression:** literals combined by AND, OR, parentheses, complementation
 - $X + Y$
 - $P \cdot Q \cdot R$
 - $A + B \cdot C$
 - $((\text{FRED} \cdot \text{Z}') + \text{CS_L} \cdot \text{A} \cdot \text{B}' \cdot \text{C} + \text{Q5}) \cdot \text{RESET}'$
- **Equation:** Variable = Expression
 - $P = ((\text{FRED} \cdot \text{Z}') + \text{CS_L} \cdot \text{A} \cdot \text{B}' \cdot \text{C} + \text{Q5}) \cdot \text{RESET}'$


3 of 28

Combinational Circuit Design

- Sometimes you can write an equation or equations directly using “logic”.
- Example: Given the alarm problem (Eq.1)

$$\begin{aligned}\text{ALARM} &= \text{PANIC} + \text{ENABLE} \cdot \text{EXITING}' \cdot \text{SECURE}' \\ \text{SECURE} &= \text{WINDOW} \cdot \text{DOOR} \cdot \text{GARAGE} \\ \text{ALARM} &= \text{PANIC} + \text{ENABLE} \cdot \text{EXITING}' \cdot (\text{WINDOW} \cdot \text{DOOR} \cdot \text{GARAGE})'\end{aligned}$$

- Find the corresponding circuit:




4 of 28

Alarm-Circuit Transformation

- Sum-of-products form
 - Useful for programmable logic devices
- “Multiply out” the original expression (Eq.1):

$$(WINDOW \cdot DOOR \cdot GARAGE)' = WINDOW' + DOOR' + GARAGE'$$



5 of 28

More Definitions (Wakerly, Sec.4.1.6)

- **Product term:** $X, X' \cdot Y, X \cdot Y' \cdot Z$
- **Sum-of-products expression:** $X + X \cdot W'$
- **Sum term:** $X, X' + Y, X + Y' + Z$
- **Product-of-sums expression:** $(X' + Y) \cdot (Y + Z)$
- **Normal term** -- a product or sum such that no variable appears ≥ 1 times
- **Minterm** (n variables) -- a normal product term with n literals
 - 2^n terms, e.g., $X \cdot Y' \cdot Z$ ($n=3$) --- AND terms with every variable present in either true or complemented form
 - is “1” in a given row of the truth table
- **Maxterm** (n variables) -- a normal sum term with n literals
 - 2^n terms, e.g., $X' + Y' + Z$ --- OR terms with every variable in true or complemented form
 - is “0” in a given row of the truth table

6 of 28

Truth Table vs. Minterms & Maxterms

Row	X	Y	Z	F	Minterm	Maxterm
0	0	0	0	F(0,0,0)	$X' \cdot Y' \cdot Z'$	$X + Y + Z$
1	0	0	1	F(0,0,1)	$X' \cdot Y' \cdot Z$	$X + Y + Z'$
2	0	1	0	F(0,1,0)	$X' \cdot Y \cdot Z'$	$X + Y' + Z$
3	0	1	1	F(0,1,1)	$X' \cdot Y \cdot Z$	$X + Y' + Z'$
4	1	0	0	F(1,0,0)	$X \cdot Y' \cdot Z'$	$X' + Y + Z$
5	1	0	1	F(1,0,1)	$X \cdot Y' \cdot Z$	$X' + Y + Z'$
6	1	1	0	F(1,1,0)	$X \cdot Y \cdot Z'$	$X' + Y' + Z$
7	1	1	1	F(1,1,1)	$X \cdot Y \cdot Z$	$X' + Y' + Z'$

7 of 28

Canonical Sums and Products

- **Canonical sum:** is the sum of the *minterms* corresponding to the truth-table rows of values "1".

$$F = \sum_{X,Y,Z} (1,2,5,7) \quad \text{minterm list}$$

$$= X' \cdot Y' \cdot Z + X' \cdot Y \cdot Z' + X \cdot Y' \cdot Z + X \cdot Y \cdot Z$$

- **Canonical product:** is the product of the *maxterms* corresponding to the truth-table rows of values "0".

$$F = \prod_{X,Y,Z} (0,3,4,6) \quad \text{maxterm list}$$

$$= (X+Y+Z) \cdot (X+Y'+Z') \cdot (X'+Y+Z) \cdot (X'+Y'+Z)$$

- The two descriptions are in fact the same. The relation between the minterm and the maxterm lists is

e.g.

$$\sum_{X,Y,Z} (1,2,5,7) = \prod_{X,Y,Z} (0,3,4,6)$$

8 of 28

Converting Between Minterm and Maxterm Lists

$$F = X \cdot Z + Y' \cdot Z + X' \cdot Y \cdot Z' \quad \text{or} \quad \text{(first)}$$

$$F = (X + Y' + Z') \cdot (X' + Z) \cdot (Y + Z) \quad \text{(second)}$$

$1'1 = \{5,7\}$ $*01 = \{1,5\}$ $010 = \{2\}$
 $011 = \{3\}$ $1*0 = \{4,6\}$ $*00 = \{0,4\}$

Row	X	Y	Z	F(first)	F(second)
0	0	0	0	0	0
1	0	0	1	1	1
2	0	1	0	1	1
3	0	1	1	0	0
4	1	0	0	0	0
5	1	0	1	1	1
6	1	1	0	0	0
7	1	1	1	1	1

minterms maxterms

different circuit
but the same
function

9 of 28

Brute-Force Design

- Truth table → canonical sum (sum of minterms)
- Example: prime-number detector
– 4-bit input: $N_3N_2N_1N_0$


$$F = \sum_{N_3N_2N_1N_0} (1,2,3,5,7,11,13)$$

row	N_3	N_2	N_1	N_0	F
0	0	0	0	0	0
1	0	0	0	1	1
2	0	0	1	0	1
3	0	0	1	1	1
4	0	1	0	0	0
5	0	1	0	1	1
6	0	1	1	0	0
7	0	1	1	1	1
8	1	0	0	0	0
9	1	0	0	1	0
10	1	0	1	0	0
11	1	0	1	1	1
12	1	1	0	0	0
13	1	1	0	1	1
14	1	1	1	0	0
15	1	1	1	1	0

10 of 28

Minterm List \rightarrow Canonical Sum

$$\begin{aligned}
 F &= \sum_{N_3, N_2, N_1, N_0} (1, 2, 3, 5, 7, 11, 13) \\
 &= N_3' \cdot N_2' \cdot N_1' \cdot N_0 + N_3' \cdot N_2' \cdot N_1 \cdot N_0' + N_3' \cdot N_2' \cdot N_1 \cdot N_0 + N_3' \cdot N_2 \cdot N_1' \cdot N_0 \\
 &\quad + N_3' \cdot N_2 \cdot N_1 \cdot N_0 + N_3 \cdot N_2' \cdot N_1 \cdot N_0 + N_3 \cdot N_2 \cdot N_1' \cdot N_0
 \end{aligned}$$



11 of 28

Combinational Circuit Minimization

- **Minimize** a combinational circuit by reducing the number and size of gates needed to build it:
 1. By minimizing the number of first-level gates
 2. By minimizing the number inputs on each first-level gate
 3. By minimizing the number inputs on the second-level gate
 - This is a side effect of the first reduction
- Most minimization methods based on a generalization of the *Combining theorems* (T10) and (T10')

12 of 28

Algebraic Simplification


- Combining theorem (T10) $X \cdot Y + X \cdot Y' = X$

$$\begin{aligned}
 F &= \sum_{N_3, N_2, N_1, N_0} (1, 2, 3, 5, 7, 11, 13) \\
 &= N_3' \cdot N_2' \cdot N_1' \cdot N_0 + N_3' \cdot N_2' \cdot N_1 \cdot N_0 + N_3' \cdot N_2 \cdot N_1' \cdot N_0 + N_3' \cdot N_2 \cdot N_1 \cdot N_0 + \dots \\
 &= (N_3' \cdot N_2' \cdot N_1' \cdot N_0 + N_3' \cdot N_2' \cdot N_1 \cdot N_0) + (N_3' \cdot N_2 \cdot N_1' \cdot N_0 + N_3' \cdot N_2 \cdot N_1 \cdot N_0) + \dots \\
 &= N_3' \cdot N_2' \cdot N_0 + N_3' \cdot N_2 \cdot N_0 + \dots
 \end{aligned}$$

- Reduces number of gates and gate inputs...a little

13 of 28

Simplified Circuit



Compared to the first synthesis of 4-bit prime-number detector, this has three fewer gates and two gates have fewer inputs ... but there are better ways ...

14 of 28

3-variable Karnaugh Map

Graphical representation of the truth table:

Row	X	Y	Z	F
0	0	0	0	F(0,0,0)
1	0	0	1	F(0,0,1)
2	0	1	0	F(0,1,0)
3	0	1	1	F(0,1,1)
4	1	0	0	F(1,0,0)
5	1	0	1	F(1,0,1)
6	1	1	0	F(1,1,0)
7	1	1	1	F(1,1,1)



0	2	6	4
1	3	7	5

Mapping from row indices to table cells


Alternative mapping:

0	1	3	2
4	5	7	6

3-variable Karnaugh Map

Graphical representation of the truth table:

Row	X	Y	Z	F
0	0	0	0	F(0,0,0)
1	0	0	1	F(0,0,1)
2	0	1	0	F(0,1,0)
3	0	1	1	F(0,1,1)
4	1	0	0	F(1,0,0)
5	1	0	1	F(1,0,1)
6	1	1	0	F(1,1,0)
7	1	1	1	F(1,1,1)




XY is 00 01 11(!) 10 to optimize the mapping...

... but why not use a more "natural" mapping 00 01 10 11 ?

3-variable Karnaugh Map

Graphical representation of the truth table:



... but why not use a more "natural" mapping 00 01 10 11 ?


➔ Because some variables will not have contiguous values!

17 of 28


3-variable Karnaugh Map

Graphical representation of the truth table:

Row	X	Y	Z	F
0	0	0	0	F(0,0,0)
1	0	0	1	F(0,0,1)
2	0	1	0	F(0,1,0)
3	0	1	1	F(0,1,1)
4	1	0	0	F(1,0,0)
5	1	0	1	F(1,0,1)
6	1	1	0	F(1,1,0)
7	1	1	1	F(1,1,1)




Karnaugh Map wraps around to form a *torus* (doughnut shape):



18 of 28

3-variable Karnaugh Map

Karnaugh Map wraps around to form a *torus* (doughnut shape):




19 of 28

3-variable Karnaugh Map

Graphical representation of the truth table:

Row	X	Y	Z	F
0	0	0	0	F(0,0,0)
1	0	0	1	F(0,0,1)
2	0	1	0	F(0,1,0)
3	0	1	1	F(0,1,1)
4	1	0	0	F(1,0,0)
5	1	0	1	F(1,0,1)
6	1	1	0	F(1,1,0)
7	1	1	1	F(1,1,1)



!!!

Almost all of the examples will be sum-of-products.
(AND-OR circuits)

20 of 28

Example: $F = \sum_{X,Y,Z}(1,2,5,7)$

Row	X	Y	Z	F
0	0	0	0	0
1	0	0	1	1
2	0	1	0	1
3	0	1	1	0
4	1	0	0	0
5	1	0	1	1
6	1	1	0	0
7	1	1	1	1



Z \ XY		X			
		00	01	11	10
0	0	1	0	0	
1	1	0	1	1	

21 of 28

Karnaugh-map Usage:


Minimizing Sums-of-Products

- Show 1's corresponding to minterms of function.
- Circle the largest possible rectangular sets of 1's.
 - # of 1's in set that must be power of 2
 - OK to cross edges across the borders
- Read off product terms, one per circled set
 - An input variable is "1" \Rightarrow include the variable
 - A variable is "0" \Rightarrow include the complement of variable
 - A variable is both "0" and "1" \Rightarrow *variable not included*
- Circled sets and corresponding product terms are called "**prime implicants**"
- Yields *minimum number of gates and gate inputs*

22 of 28

Example: $F = \sum_{X,Y,Z}(1,2,5,7)$


Row	X	Y	Z	F
0	0	0	0	0
1	0	0	1	1
2	0	1	0	1
3	0	1	1	0
4	1	0	0	0
5	1	0	1	1
6	1	1	0	0
7	1	1	1	1



23 of 28

Example: $F = \sum_{X,Y,Z}(1,2,5,7)$


Row	X	Y	Z	F
0	0	0	0	0
1	0	0	1	1
2	0	1	0	1
3	0	1	1	0
4	1	0	0	0
5	1	0	1	1
6	1	1	0	0
7	1	1	1	1



24 of 28

Minimized AND-OR Circuit

...and the circuit is (like before):




AND-OR circuit, a sum of products

25 of 28


Karnaugh Maps -4 variables-

	WX			
YZ	00	01	11	10
00	0	4	12	8
01	1	5	13	9
11	3	7	15	11
10	2	6	14	10




26 of 28

Prime-number Detector (again)



Simplified Circuit

- When we solved algebraically, we missed one simplification for the other prime implicants
the circuit below has three less gate inputs



28 of 28