

14:332:231

DIGITAL LOGIC DESIGN

Ivan Marsic, Rutgers University

Electrical & Computer Engineering

Fall 2013

Lecture #5: Combinational Circuit Analysis

Combinational Circuit Analysis

- **Combinational circuit:** Output depends only on the current input values (called an input combination)
 - *Sequential circuit*'s output depends not only on its current input but also on the past sequence of inputs that have been applied to it.
 - I.e., a sequential circuit has *memory* of past events
- **Combinational circuit analysis:** we are given a logic diagram and need to find its formal description (truth table, logic expression)


Kinds of Combinational Analysis

- Exhaustive (truth table)
- Algebraic (expressions)
- Simulation / test bench (in the laboratory)


3 of 13

Exhaustive – Truth Table

Given:




Find truth table by all input combinations:



4 of 13

Exhaustive – Truth Table




Find truth table by all input combinations:

Row	X	Y	Z	F
0	0	0	0	0
1	0	0	1	1
2	0	1	0	1
3	0	1	1	0
4	1	0	0	0
5	1	0	1	1
6	1	1	0	0
7	1	1	1	1

5 of 13

Algebraic – Signal Expressions




- Use theorems to transform F into another form
- E.g., “multiplying out”:

$$\begin{aligned}
 F &= ((X+Y') \cdot Z) + (X' \cdot Y \cdot Z') \\
 &= (X \cdot Z) + (Y' \cdot Z) + (X' \cdot Y \cdot Z') \quad \dots
 \end{aligned}$$

6 of 13

Algebraic – Signal Expressions

...and obtain a new circuit but the same function:



Two-level AND-OR circuit


7 of 13

"Add out" Logic Function

"Add out" logic function is OR-AND circuit:

$$\begin{aligned} F &= ((X + Y') \cdot Z) + (X' \cdot Y \cdot Z') && \leftarrow \text{two-level AND-OR circuit} \\ &= (X + Y' + X) \cdot (X + Y' + Y) \cdot (X + Y' + Z) \cdot (Z + X) \cdot (Z + Y) \cdot (Z + Z') \\ &= 1 \cdot 1 \cdot (X + Y' + Z') \cdot (X' + Z) \cdot (Y + Z) \cdot 1 \\ &= (X + Y' + Z') \cdot (X' + Z) \cdot (Y + Z) && \leftarrow \text{two-level OR-AND circuit} \end{aligned}$$


- Two-level OR-AND circuit:




8 of 13

Another Example


$$G(W, X, Y, Z) = W \cdot X \cdot Y + Y \cdot Z$$



two-level AND-OR




two-level NAND-NAND



with 2-input gates only


9 of 13

Yet Another Example (1)




10 of 13

[RECALL from Lecture #4] DeMorgan Symbols



11 of 13


Yet Another Example (1)



Yet Another Example (2)

different circuit but the same function:

bubble-to-bubble:



here, majority are AND and OR gates

13 of 13