14:332:231 DIGITAL LOGIC DESIGN

Ivan Marsic, Rutgers University
Electrical & Computer Engineering
Fall 2013

Lecture #24: Verilog Time Dimension and Test Benches

Verilog Functions and Tasks

[behavioral style]

port-declarations

end

function Inhibit

always @ (in1 or in2) begin

input In, invIn; Inhibit = In & ~invIn; endfunction

inh1 = Inhibit (in1, in2);

Verilog function accepts several inputs and returns a single result
module VrSillierXOR (...);

function result-type function-name; input declarations variable declarations parameter declarations

procedural-statement

endfuncti on

- Verilog task is similar to a function, except it does not return a result
- Built-in system tasks and functions:
 - \$di spl ay = prints formatted signal values to "standard output" (similar to C pri ntf function)
 - \$wri te = similar to \$di spl ay, but no newline char at end
 - \$moni tor = similar to \$di spl ay, but remain active continuously and prints the listed signals whenever any one changes
 - \$ti me = returns current simulated time


Abstract Model Functionality

- Abstract functionality is represented using procedures
- Begin with the keywords i ni ti al or al ways
 - An i ni ti al procedure will execute once, beginning at simulated time zero
 - al ways procedures model the continuous operation of hardware
- Procedures contain programming statements
- Multiple statements are grouped with begin and end

3 of 10

Procedural Block Activation

 All concurrent statements (procedures) automatically become active at time zero



 Note: Verilog procedures are not like software subroutines, which must be called in order to be activated

Verilog Time Scale

[Verilog time dimension]

- Default time scale is 1 ps (picoseconds), but can be changed using the `timescale compiler directive
 - `timescale time-unit/time-precision
 - Example:

```
`timescale 1 ns / 100 ps
module Vrprimedly (N, F);
... // Wakerly, Table 5-97, page 330
assign[#2[N3L_No = ~N[3];
```

2 ns delay for the assi gn statement's operation

- In procedural blocks of code, delays specified by writing # symbol and a delay number:
 - At the start of an al ways block (seen in the next slide)
 - After the = or <= symbol in a procedural assignment</p>

5 of 1


Controlling Verilog Procedures

[Verilog time dimension]

- i ni ti al and al ways procedures may contain 3 types of timing:
- 1. Time based delays the # token
 - Delays execution of the next statement for a specific amount of time
 al ways
 // del ayed for 2 simulation time units
 #2 sum = a + b;
- 2. Edge sensitive delays the @ token
 - Delays execution of the next statement until a change occurs on a signal al ways // del ayed until positive edge of clock @(posedge clock) sum <= a + b;
- 3. Level sensitive delays the wait keyword
 - Delays execution of the next statement until a logic test evaluates as TRUE al ways // del ayed until 'enable' becomes '1' wait (enable == 1) sum = a + b;
- Each time control delays execution of the next statement or statement group

Verilog Test Benches

- Unit under test (UUT) = the entity/module being tested
 - Also called Device under test (DUT)
- Verilog Test Bench consists of:
 - UUT
 - UUT stimulus, to provide inputs to the UUT
 - UUT monitor, to capture and analyze the UUT output



7 of 10


Example Verilog Test Bench (1)

Unit under test: mux2 (described in Lecture #23) /* 2-input multiplexor test bench #1 */ /* 2-input multiplexor in gates */ input ind(; ind), in1, select, out);
input in0, in1, select;
output out; `timescale 1 ns / 100 ps modul e mux2_tb1 (); output out; wire s0, w0, w1; not (s0, select); and (w0, s0, in0), or (out, w0, w1); endmodule // mux2 wire m_out; reg m_sel, m_in0, m_in1; mux2 m2_uut (m_in0, m_in1, m_sel, m_out); initial begin Two concurrent statements: $m_i n0 = 1' b0;$ Instance statement $m_i n1 = 1' b0;$ initial procedure m sel = 1' b0: Both automatically become \$display ("time: %d, output: %d", \$time, m_out); active at time zero // wait 5 ns before continuing The initial procedure $m_i n0 = 1' b1;$ changes the input $m_sel = 1'b1;$ values for UUT as it \$display ("time: %d, output: %d", \$time, m_out); runs continuously \$finish; // task call ends simulation end Note blocking assignments endmodule // mux2_tb1 8 of 10

Example Verilog Test Bench (2)

select

Generating Test Vectors



Self-Checking Test Bench

- SystemVerilog assert statement checks if specified condition is true; if not, it executes the else statement
- The \$error system task prints and error message describing the assertion failure

```
/* 2-input multiplexor test bench #3 */
`timescale 1 ns / 100 ps
module mux2_tb3 ( );
   wire m_out;
    reg m_sel, m_in0, m_in1;
    mux2 m2_uut (m_in0, m_in1, m_sel, m_out);
    initial begin
        m_i n0 = 1' b0;
        m_i n1 = 1' b0;
        m_sel = 1'b0;
        assert ( m_out === 0 ) else $error("000 failed");
               // wait 5 ns
        m_i n0 = 1' b1;
        m_sel = 1'b1;
                        // selects m_in1, which is 1'b0
        assert ( m_out === 0 ) else $error("101 failed");
    end
endmodule // mux2_tb3
```