



14:332:231DIGITAL LOGIC DESIGNVan Marsic, Rutgers UniversityElectrical & Computer EngineeringFall 2013Lecture #18: State Machine Design and Synthesis









Transition Table									
	stitute st bolic sta								
	State	X1 X2				Output			
	Meaning	Q1 Q2	0 0	01	10	11	UNLOCK		
	Start	0 0	0 0	00	0 1	0 0	0		
	Got X1	0 1	0 0	10	0 0	0 0	0		
	Got X1, X2	10	0 0	11	0 0	0 0	0		
	Got X1, X2, X3	11	0 0	00	0 1	0 0	1		
		Q1* Q2*							
								6	of 2

