# 14:332:231 <br> DIGITAL LOGIC DESIGN 

Ivan Marsic, Rutgers University
Electrical \& Computer Engineering
Fall 2013

Lecture \#17: Clocked Synchronous State-Machine Analysis

## Clocked Synchronous Sequential Circuits

- Also known as "finite state machines"
- Finite refers to the fact that the number of states the circuit can assume is finite
- Use edge-triggered flip-flops
- "Clocked" = all storage elements use a clock input (i.e. all storage elements are flip-flops)
- "Synchronous" = all flip-flops use the same clock signal
- All flip-flops are triggered from the same master clock signal, and therefore all change their state together


## Clocked Synchronous FSM Structure

- State: determined by possible values in sequential storage elements
- Transition: change of state
- Clock: controls when state can change by controlling storage elements



## State-machine Structure (Mealy)

- Mealy machine output depends on state and current input:

Next state $=F$ (current state, input)
State storage = set of $n$ flip-flops that store the state of the machine ( $2^{n}$ states)


## State-machine Structure (Moore)

## - Moore machine

 output depends only on current state:Output $=G$ (current state)


## Comparison of Mealy \& Moore FSM

- Mealy machines usually have less states
- outputs are shown on transitions $(n \times n)$ rather than in states ( $n$ )
- Moore machines are safer to use
- outputs change at clock edge (always one cycle later)
- in Mealy machines, input change can cause output change as soon as logic is done-a big problem when two machines are interconnected-asynchronous feedback may occur if one isn't careful
- Mealy machines react faster to inputs
- react in the same cycle-don't need to wait for clock
- outputs may be considerably shorter than the clock cycle
- but, asynchronous outputs and asynchronous are hazardous
- in Moore machines, more logic may be necessary to decode state into outputs-there may be more gate delays after clock edge


## Mealy and Moore Example

- Mealy or Moore?


Mealy and Moore Example

- Mealy or Moore?


Not a state machine


## Mealy and Moore Example

## - Mealy or Moore?



Not a state machine


Moore:
output = $\Gamma$ (state)
[no directly feeding input to output logic]


## Mealy and Moore Example

- Mealy or Moore?


Not a state machine


Moore:
output = $\Gamma$ (state)
[no directly feeding input to output logic]


Moore:
output $=\Lambda$ (state)
[no directly feeding input to output logic]

## Mealy Machine with Pipelined Outputs

- Outputs of a Mealy machine can be kept constant within a clock period by using output flip-flops
- Often used in programmable logic device (PLD) based state machines
- Output taken directly from flip-flops, valid sooner after clock edge
- But the "output logic" must determine output value one clock tick sooner ("pipelined")
- Drawback: output changes are delayed by as much as one clock cycle



## Notation, Characteristic Equations

- Q* means "the next value of Q" ("next state")
- "Excitation" is the input applied to a device that determines the next state
- "Characteristic equation" specifies the next state of a device as a function of its excitation (inputs)

| Device Type | Characteristic Equation |
| :--- | :--- |
| S-R latch | $\mathrm{Q} *=\mathrm{S}+\mathrm{R}^{\prime} \cdot \mathrm{Q}$ |
| D latch | $\mathrm{Q} *=\mathrm{D}$ |
| Edge-triggered D flip-flop | $\mathrm{Q} *=\mathrm{D}$ |
| $\ldots$ | $\ldots$ |
| Edge-triggered J-K flip-flop | $\mathrm{Q} *=\mathrm{J} \cdot \mathrm{Q}^{\prime}+\mathrm{K}^{\prime} \cdot \mathrm{Q}$ |
| T flip-flop | $\mathrm{Q} *=\mathrm{Q}^{\prime}$ |
| T flip-flop with enable | $\mathrm{Q} *=\mathrm{EN} \oplus \mathrm{Q}=\mathrm{EN} \cdot \mathrm{Q}^{\prime}+\mathrm{EN}^{\prime} \cdot \mathrm{Q}$ |

## Clocked Synchronous State Machine Analysis

- Clocked synchronous state machines can be described in many ways:
- circuit schematic
- state and state/output tables
- transition and transition/output tables
- state diagrams (flowcharts)
- ASM (algorithmic state machine) charts
- HDL (hardware description languages)
- programming languages
- A description that can be given to a CAD system for simulation and synthesis is preferred. Usually these are text descriptions, but drawing tools exist


## Example Sequential Circuit Analysis

- Is this a Moore or Mealy machine?
- What does it do?
- How do the outputs change when an input arrives?



## Example Sequential Circuit Analysis

- Input: $x(t)$
- Output: y(t)
- State: (Q0(t), Q1(t))

Example: (Q0 Q1)= (01), (10)

- Next State:

$$
(\mathrm{DO}(\mathrm{t}), \mathrm{D} 1(\mathrm{t}))=
$$

$$
(\mathrm{QO}(\mathrm{t}+1), \mathrm{Q} 1(\mathrm{t}+1))
$$



## State-Machine Analysis Steps

- Assumption: Starting point is a logic diagram

1. Determine next-state function $F(\cdot)$ and output function $G(\cdot)$
2a. Construct state table

- For each state/input combination, determine the excitation value
- Using the characteristic equation, determine the corresponding next-state values (trivial with D flip-flops)
2b. Construct output table
- For each state/input combination, determine the output value (can be combined with state table)

3. Draw the state diagram (optional)

## Some Definitions

- Excitation = input signals for D flip-flops at each clock tick
- Excitation equation $=$ next-state logic $F(\cdot)$ of the state machine
- Characteristic equation = specifies the flip-flop's next state as a function(current-state, inputs)
- Transition equation = specifies the state machine's next state as a function(current-state, inputs); essentially same as $F(\cdot)$
- Transition table $=$ created by evaluating the transition equations for very input/state combination
- Output equation = output behavior $G(\cdot)$ of the state machine


## Example State Machine

- Clocked synchronous state machine example
- Using positive-edge triggered D flip-flops



## ... it is a Mealy Machine

- The flip-flops are positive-edge-triggered D flipflops
- State-to-state transitions occur when the state memory (flip-flops) is loaded with new next-state values
- state-to-state transitions can only occur on the CLK edge

The flowchart for the analysis:
excitation equation $\rightarrow$ characteristic equation $\rightarrow$
transition equation $\rightarrow$ transition table
$\rightarrow$ output equation $\rightarrow$ state/output table
$\rightarrow$ state diagram

## Transition Equations

- Excitation equations:

$$
\begin{aligned}
& \mathrm{D} 0=\mathrm{Q} 0 \cdot \mathrm{EN}^{\prime}+\mathrm{Q0}^{\prime} \cdot \mathrm{EN} \\
& \mathrm{D} 1=\mathrm{Q} 1 \cdot \mathrm{EN}^{\prime}+\mathrm{Q} 1^{\prime} \cdot \mathrm{Q} 0 \cdot \mathrm{EN}+\mathrm{Q} 1 \cdot \mathrm{Q0}^{\prime} \cdot \mathrm{EN}
\end{aligned}
$$

- Characteristic equations:

$$
\begin{aligned}
& \text { Q0* }=\mathrm{D} 0 \\
& \text { Q1 }^{*}=\mathrm{D} 1
\end{aligned}
$$

- Substitute excitation equations into characteristic equations to obtain transition equations:


$$
\begin{aligned}
& \mathrm{Q0}^{*}=\mathrm{Q} 0 \cdot \mathrm{EN}^{\prime}+\mathrm{QO}^{\prime} \cdot \mathrm{EN} \\
& \mathrm{Q} 1^{*}=\mathrm{Q} 1 \cdot \mathrm{EN}^{\prime}+\mathrm{Q} 1^{\prime} \cdot \mathrm{Q} 0 \cdot \mathrm{EN}+\mathrm{Q} 1 \cdot \mathrm{Q0}^{\prime} \cdot \mathrm{EN}
\end{aligned}
$$

## Transition and State Tables

- Transition equations:

$$
\begin{aligned}
& \mathrm{QO}^{*}=\mathrm{Q} 0 \cdot \mathrm{EN}^{\prime}+\mathrm{QO}^{\prime} \cdot \mathrm{EN} \\
& \mathrm{Q}^{*}=\mathrm{Q} 1 \cdot \mathrm{EN}^{\prime}+\mathrm{Q}^{\prime} \cdot \mathrm{Q} 0 \cdot \mathrm{EN}+\mathrm{Q} 1 \cdot \mathrm{QO}^{\prime} \cdot \mathrm{EN}
\end{aligned}
$$

- Output equation:

$$
\mathrm{MAX}=\mathrm{Q} 1 \cdot \mathrm{Q0} \cdot \mathrm{EN}
$$

|  | EN |  |
| :---: | :---: | :---: |
| Q1 Q0 | $\mathbf{0}$ | $\mathbf{1}$ |
| 00 | 00 | 01 |
| 01 | 01 | 10 |
| 10 | 10 | 11 |
| 11 | 11 | 00 |
|  | Q1* Q0* |  |

transition table

state table

|  | EN |  |
| :---: | :---: | :---: |
| $\boldsymbol{s}$ | $\boldsymbol{0}$ | $\mathbf{1}$ |
| A | $\mathrm{A}, 0$ | $\mathrm{~B}, 0$ |
| B | $\mathrm{B}, 0$ | $\mathrm{C}, 0$ |
| C | $\mathrm{C}, 0$ | $\mathrm{D}, 0$ |
| D | $\mathrm{D}, 0$ | $\mathrm{~A}, 1$ |
|  | S*, MAX |  |

state/output table

$$
A=00
$$

$$
B=01
$$

$$
C=10
$$

2-bit binary counter with enable input EN:

$$
D=11
$$

- When EN=0, maintains current count
- When EN=1, the count advances by 1 at each clock tick; rolling over to 00 after 11 ر


## State Diagram

- Graphical representation of the state/output table
- Ovals for states
- Arrows for transitions (annotated by the output)



## Redrawing of the Example Synchronous State Machine

- Excitation equations and the state variables are placed slightly differently (also QN is used)
... but it is the same state machine



## Modified State Machine

Moore machine, the output depends only on the state


## Modified State Machine

- Moore state diagram and state/output table
- Moore type output depends only on state
- Mealy type output depends on state and input




## Timing Diagram for State Machine(s)

- Timing diagram shows example behavior, starting with a given initial state of 00 (A)
- NOT a complete description of machine behavior because it neglects timing constraints

- States: $A=00|B=01| C=10 \mid D=11$
- The counter counts only if $\mathrm{EN}=1$ at the rising edge of CLOCK


## Another Example State Machine

- A clocked synchronous state machine with three flip-flops and eight states



## Example State Machine Analysis

- Excitation equations:

$$
\begin{aligned}
& \mathrm{D} 0=\mathrm{Q} 1^{\prime} \cdot \mathrm{X}+\mathrm{Q0} \cdot \mathrm{X}^{\prime}+\mathrm{Q} 2 \\
& \mathrm{D} 1=\mathrm{Q} 2^{\prime} \cdot \mathrm{Q} 0 \cdot \mathrm{X}+\mathrm{Q} 1 \cdot \mathrm{X}^{\prime}+\mathrm{Q} 2 \cdot \mathrm{Q} 1
\end{aligned}
$$

- Transition equations:

$$
\begin{aligned}
& \mathrm{Q0}^{*}=\mathrm{Q} 1^{\prime} \cdot \mathrm{X}+\mathrm{Q} 0 \cdot \mathrm{X}^{\prime}+\mathrm{Q} 2 \\
& \mathrm{Q}^{1}=\mathrm{Q} 2^{\prime} \cdot \mathrm{Q} 0 \cdot \mathrm{X}+\mathrm{Q} 1 \cdot \mathrm{X}^{\prime}+\mathrm{Q} 2 \cdot \mathrm{Q} 1 \\
& \mathrm{Q}^{*}=\mathrm{Q} 2 \cdot \mathrm{Q} 0^{\prime}+\mathrm{QO}^{\prime} \cdot \mathrm{X}^{\prime} \cdot \mathrm{Y}
\end{aligned}
$$

- Output equations:

$$
\begin{aligned}
& \mathrm{Z} 1=\mathrm{Q} 2+\mathrm{Q} 1{ }^{\prime}+\mathrm{Q} 0^{\prime} \\
& \mathrm{Z} 2=\mathrm{Q} 2 \cdot \mathrm{Q} 1+\mathrm{Q} 2 \cdot \mathrm{Q}^{\prime}
\end{aligned}
$$

|  | $\boldsymbol{X} \boldsymbol{Y}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Q2 Q1 Q0 | $\mathbf{0 0}$ | $\mathbf{0 1}$ | $\mathbf{1 0}$ | $\mathbf{1 1}$ | Z1 Z2 |
| 000 | 000 | 100 | 001 | 001 | 10 |
| 001 | 001 | 001 | 011 | 011 | 10 |
| 010 | 010 | 110 | 000 | 000 | 10 |
| 011 | 011 | 011 | 010 | 010 | 00 |
| 100 | 101 | 101 | 101 | 101 | 11 |
| 101 | 001 | 001 | 001 | 001 | 10 |
| 110 | 111 | 111 | 111 | 111 | 11 |
| 111 | 011 | 011 | 011 | 011 | 11 |
|  | Q2* Q1* Q0* |  |  |  |  |

transition/output table

state/output table

Moore machine

