


14:332:231 DIGITAL LOGIC DESIGN Ivan Marsic, Rutgers University Electrical & Computer Engineering


Fall 2013


Lecture #14: Adders, Subtracters, and ALUs





































How to Detect Overflow Rule was: Sign of the two operands identical and *different* from the sign of the result [recall Lecture #3] Sign = most significant bit (MSB) $OVR = X_{n-1} \cdot Y_{n-1} \cdot S'_{n-1} + X'_{n-1} \cdot Y'_{n-1} \cdot S_{n-1}$ or: $OVR = C_{n-1} \oplus C_n$ carry-in different from carry-out $2^{n-1} - 1$ 011.... 1 000... 1 1 100... 0 OVR = 0.0.0 + 1.1.1 = 1or $OVR = 1 \oplus 0 = 1$ 14 of 24














Carry equations for first 4 adder stages

```
\begin{aligned} c_{1} &= p_{0} \cdot (g_{0} + c_{0}) \\ c_{2} &= p_{1} \cdot (g_{1} + c_{1}) \\ &= p_{1} \cdot (g_{1} + p_{0} \cdot (g_{0} + c_{0})) \\ &= p_{1} \cdot (g_{1} + p_{0}) \cdot (g_{1} + g_{0} + c_{0}) & \text{distributivity theorem} \end{aligned}
\begin{aligned} c_{3} &= p_{2} \cdot (g_{2} + c_{2}) \\ &= p_{2} \cdot (g_{2} + p_{1} \cdot (g_{1} + p_{0}) \cdot (g_{1} + g_{0} + c_{0})) \\ &= p_{2} \cdot (g_{2} + p_{1}) \cdot (g_{2} + g_{1} + p_{0}) \cdot (g_{2} + g_{1} + g_{0} + c_{0}) \end{aligned}
\begin{aligned} c_{4} &= p_{3} \cdot (g_{3} + c_{3}) \\ &= p_{3} \cdot (g_{3} + p_{2} \cdot (g_{2} + p_{1}) \cdot (g_{2} + g_{1} + p_{0}) \cdot (g_{2} + g_{1} + g_{0} + c_{0})) \\ &= p_{3} \cdot (g_{3} + p_{2}) \cdot (g_{3} + g_{2} + p_{1}) \cdot (g_{3} + g_{2} + g_{1} + p_{0}) \cdot (g_{3} + g_{2} + g_{1} + g_{0} + c_{0}) \end{aligned}
```

